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Abstract—Noise on a dc power bus that results from device
switching, as well as other potential mechanisms, is a primary
source of many signal integrity (SI) and electromagnetic in-
terference (EMI) problems. Surface mount technology (SMT)
decoupling capacitors are commonly used to mitigate this
power-bus noise. A critical design issue associated with this
common practice in high-speed digital designs is placement of
the capacitors with respect to the integrated circuits (ICs). Local
decoupling, namely, placing SMT capacitors in proximity to ICs,
is investigated in this study. Multilayer PCB designs that employ
entire layers or area fills for power and ground in a parallel
plate structure are considered. The results demonstrate that local
decoupling can provide high-frequency benefits for certain PCB
geometries through mutual inductive coupling between closely
spaced vias. The associated magnetic flux linkage is between the
power and ground layers. Numerical modeling using an integral
equation formulation with circuit extraction is used to quantify the
local decoupling phenomenon. Local decoupling can effectively
reduce high-frequency power-bus noise, though placing capacitors
adjacent to ICs may limit routing flexibility, and tradeoffs need
to be made based on design requirements. Design curves are
generated as a function of power-bus layer thickness and SMT
capacitor/IC spacing using the modeling approach to quantify
the power-bus noise reduction for decoupling capacitors located
adjacent to devices. Measurement data is provided to corroborate
the modeling approach.
Index Terms—DC power-bus design, decoupling capacitor lo-
cation, high-speed digital design, local decoupling, mutual induc-
tance, SMT decoupling capacitors.
I. INTRODUCTION
CURRENT supply and return are commonly accomplishedin high-speed digital designs with multilayer PCBs by
a power-bus structure using two or more entire planes or
large area fills as power and ground layers to achieve a very
low impedance. The power-bus structure, however, is a good
transmission-line, and noise generated by IC switching can be
easily propagated throughout it, resulting in interference and
radiation problems [1]–[4]. Surface mount technology (SMT)
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decoupling capacitors are commonly connected between the
power and ground layers to mitigate the power-bus noise.
From a frequency-domain perspective, the SMT capacitors
may not always be effective at high frequencies [5]–[7]. The
parasitic inductance associated with the interconnect (vias
and traces) gradually dominates the SMT capacitance with
increasing frequency, and the impedance at two terminals
defined on the power/ground layers is solely determined by
the power/ground layer itself. Consequently, it is typically
proposed that decoupling capacitors are only effective below
“their self resonant frequency,” i.e., below the series resonance
of the interconnect inductance and SMT capacitance value. The
study presented herein shows that capacitors placed adjacent to
IC devices can be effective even far beyond their series resonant
frequency in certain circumstances. While practicing engineers
have noted this in high-speed applications, no proven, and
quantified design guidelines or curves have been established.
This paper focuses on the impact of SMT decoupling capacitors
on high-frequency power-bus noise in the frequency domain.
It is well known in practice that noise on the dc power bus can
lead to EMI and signal integrity problems.
Decoupling capacitor placement has been studied with both
experimental [8]–[10] and modeling [11]–[13] approaches.
Most schools of thought on dc power-bus design advocate
some form of global bulk decoupling. A traditional view also
advises the use of decoupling capacitors placed very close to
individual integrated circuits [14]–[16]. The rationale for this
approach may be rooted in early digital circuit designs where
power supply and current return were achieved using traces,
rather than entire planes. In this case, the locations of capacitors
relative to the ICs determine the parasitic inductance associated
with the traces, and thus determine the effective range of
the capacitors. The closer a capacitor is placed adjacent to
an IC, the smaller the parasitic inductance, and the higher
the frequency at which the capacitor can supply charge, or
equivalently decouple high-frequency noise. This idea is still
used to advocate on-chip decoupling. Compared to the off-chip
decoupling, the on-chip decoupling is more effective at higher
frequencies due to the bond wire inductances [17]. Another
study of SMT decoupling capacitors and printed circuit board
power-bus design concluded that for printed circuit boards with
entire power and ground planes, all decoupling capacitors are
shared, or are global, in the frequency range over which they
are effective; hence, the location of decoupling capacitor on the
board is unimportant [8]. The effective frequency range of de-
coupling capacitors is limited by the interconnect inductance. In
0018–9375/01$10.00 © 2001 IEEE
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this case, the critical parasitic inductance is associated with the
interconnects between the capacitors and power/ground layers,
which are not a function of capacitor location relative to ICs.
This study considered multilayer boards with closely spaced
layers, and its conclusions had been extended beyond the region
of validity of the study. Other experimental investigations have
shown that the location of SMT decoupling capacitors relative
to an IC can impact the capacitor effectiveness over frequency
for certain PCB layer stackups [9], [18].
The effectiveness of SMT decoupling capacitors placed in
proximity to an IC is treated herein. The phenomenon was in-
vestigated with a numerical electromagnetic modeling method
supported by measurements. It can be accounted for by mutual
inductive coupling between closely spaced vias of the IC and
SMT decoupling capacitor [9]. This mutual inductance works
as a current divider over a frequency range beyond the normal
“series resonant frequency,” and less noise current is injected
onto the power bus, resulting in a lower power-bus noise voltage.
The associated magnetic flux linkage is between the power and
ground layers. Placing capacitors adjacent to switching sources
and susceptible devices is denoted local decoupling herein, and
global decoupling denotes placing capacitors away from those
devices. Local decoupling capacitors were found to be still ef-
fective at high frequencies, when all other global capacitors
were ineffective.
A circuit extraction approach based on a mixed-potential inte-
gral equation formulation, denoted CEMPIE, was used to study
the local decoupling effect. CEMPIE is an PEEC-type modeling
tool suitable and effective for dc power-bus modeling [19]–[21].
It can handle most commonly used power-bus structures, in-
cluding an arbitray multilayer medium, arbitrarily shaped power
planes, SMT decoupling capacitors, test fixtures, and so on.
The formulation and circuit extraction approach of CEMPIE are
overviewed in Section II, as well as comparisons between mod-
eling and measurements. Then, the concept of mutual induc-
tance and CEMPIE modeling are presented in Section III, and
design curves for decoupling capacitor location are discussed in
Section IV.
II. MODELING APPROACH
Full-wave electromagnetic modeling approaches such
as MoM, FEM, and FDTD can be used for dc power-bus
modeling [22], [23]. However, a circuit type of simulation is,
more often, desirable for PCB-related signal integrity (SI) and
electromagnetic interference (EMI) modeling [24]–[26], since
it is very compatible with digital device and transmission line
models. The CEMPIE approach is a dc power-bus modeling
method with circuit extraction, and is an application of the
partial element equivalent circuit (PEEC) approach for general
multilayer dielectric media [27], [28]. Layered media Green’s
functions are used rather than the free-space Green’s function.
The CEMPIE approach is robust, with the accuracy for cap-
turing the distributed behavior of the power/ground planes,
while being compatible with SPICE. It is very suitable for dc
power-bus modeling, since device, transmission line, and other
models can be incorporated.
The CEMPIE formulation is based on a mixed-potential
integral equation. A comprehensive treatment can be found
in [19]. An overview is given here for convenience. A typical
dc power-bus has two types of metallization surfaces—planar
layers such as power and ground planes, and vertical via
interconnects and connector surfaces, as shown in Fig. 1. The
dielectric layers, as well as the ground plane, are assumed to
have infinite horizontal dimensions, and Green’s functions
for the grounded dielectric slab are calculated. Similar to the
formulation of a classical scattering problem with an incident
electric field, surface currents and charges are induced on
all the metallization surfaces. Boundary conditions must be
satisfied on these metallization surfaces excluding the ground
plane since it has already been accounted for in the Green’s
functions. Non-PEC (perfect electric conductor) boundary
conditions can be used in order to introduce the conductor
losses. An electric field integral equation results as [19], [21]
(1)
where
induced scalar electric potential;
horizontal planes of concern (power areas);
vertical surfaces of device vias and ports, as shown in
Fig. 1;
surface impedance of conductors.
Conductor losses are included and characterized by the
right-hand side (RHS) in (1). At dc and low frequencies where
the skin depth is greater than the conductor thickness, the
surface resistance is constant, and
(2)
where is the conductivity of conductor structures, and is
the thickness of power planes or via walls. However, when the
frequency reaches the point where skin depth is smaller than
conductor thickness, the surface impedance increases with the
square-root of frequency as [29]
(3)
Representing the surface impedance as
(4)
enables the characterization of both low-frequency and high-
frequency conductor-loss behaviors.
Equation (1) is then expanded using basis functions, and
tested by testing functions that are the same as the basis




unknown vector of cell potentials;
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Fig. 1. A power-bus structure with vertical interconnects.
connectivity matrix that relates cell quantities to edge
quantities;
branch-wise inductance matrix, due to its coefficient
, and the relationship between current and voltage.
The elements of the matrix are
(6)
where and are the testing and basis functions, respec-
tively; and, and are the lengths of the edges where the
testing and basis functions are anchored. The resistance matrix
has elements
(7)
The current continuity provides a relationship between charge
and current as
(8)
where nodal currents are defined as total currents flowing out
of the corresponding mesh cells, and , , and are the
charge, the nodal current, and the externally impressed nodal
current associated with Cell , respectively. The nodal currents
are related to the edge currents by the connectivity matrix as
(9)




where and surface integration over Cells and , respec-
tively; and and corresponding cell areas; Green’s
function for scalar potential. It is a function of material permit-
tivities, which are complex numbers if dielectric losses are in-
cluded. Then
(12)
where the and matrices are both real. Due to the
relationship between potential and charge, is denoted the
cell-wise capacitance matrix, and is the cell-wise con-
ductance matrix that results from the dielectric losses. Using
Fig. 2. The equivalent circuit model between any arbitrary pair of two nodes
m and n.
(5), (8)–(10) and (12), a discretized form of the mixed-potential
integral equation results as
(13)
A relationship between the node (cell) potentials and only the
impressed nodal currents can be derived from (13) as
(14)
where the matrix is denoted the nodal admittance matrix of
the system, and
(15)
The CEMPIE formulation differs from a classical MoM ap-
proach by not directly solving the matrix equation. Rather, it
extracts an equivalent circuit model from the admittance ma-
trix, by enforcing Kirchoff’s Current Law (KCL) at every cell
(node) [21]. The extracted circuit model is an net-
work where and are used to include conductor and di-
electric losses, respectively, and thus, are frequency-dependent.
Fig. 2 shows the extracted circuit between any two arbitray cir-
cuit nodes that correspond to two mesh cells. This extracted cir-
cuit is SPICE compatible, and simulations are performed in a
SPICE environment.
One of the advantages of the CEMPIE approach is its inter-
face with SPICE. The power-bus structure, including the power
and ground planes as well as vias and connectors, can be mod-
eled using the first principles formulation (formulation based on
Maxwell’s equations), and an equivalent circuit extracted. The
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digital circuits and components can be incorporated into the ex-
tracted circuit as lumped elements, or SPICE models. Circuit
nets can be included with transmission-line models. SPICE is
a mature circuit simulation tool with many well-developed IC,
source, load, and transmission line models, and the power-bus
can be modeled in an integrated fashion with the rest of the cir-
cuit design.
The extracted circuit element values are related to the Green’s
functions, which are frequency-dependent. In order to keep most
of the circuit elements frequency-independent (some elements
related to losses are frequency-dependent due to the loss charac-
terization), a quasistatic approximation is applied to the Green’s
functions. The frequency independence of most of the circuit el-
ements enables the frequency-domain modeling using CEMPIE
to be much faster than a traditional MoM approach. Further, the
extracted circuit can be used for many different “what-if” sim-
ulations. However, this quasistatic approximation can impose a
stricter meshing requirement, requiring a finer mesh [21].
The frequency-dependent resistances that are used to account
for the skin-effect losses in the extracted circuit lengthen the fre-
quency-domain simulations. It is demonstrated by comparison
with measurements, that, for power/ground layers with a sepa-
ration of 10 mils or greater, the dielectric losses are dominant,
and the skin-effect losses are negligible. Consequently, skin-ef-
fect losses are not included in the CEMPIE modeling for all the
modeling examples presented below.
Previous measurements have already demonstrated that the
CEMPIE approach is very effective for typical dc power-bus
modeling [19], including a test board with numerous decou-
pling capacitors uniformly distributed over the PCB [20]. In
this decoupling capacitor placement study, the SMT decoupling
capacitor location relative to an IC is particularly important.
To demonstrate the capability of the CEMPIE approach for
handling this issue as well, two test geometries were modeled,
and compared with measured results. Although between
two terminals defined on the power/ground layers is the critical
parameter that relates the output noise voltage with an input
noise current, the input impedance looking into one port is
more meaningful and exacting for modeling/measurement
comparisons. Both transmitted and evanescent waves in the
vicinity of the feed must be modeled correctly to achieve a
correct input impedance result, while, for , the evanescent
waves may not be as important. The input impedance looking
into the test port was then investigated for two similar test
boards with the geometry shown in Fig. 3. Both were two-layer
PCBs with top and bottom layers representing power and
ground planes, respectively. The dielectric material was FR-4
with a dielectric constant of , and loss tangent of
. One SMT decoupling capacitor was added to
each board with one end directly soldered to the power plane,
and the other end connected to the ground plane through a via.
The locations of the capacitors were different for the two test
boards. The spacing between the input port and the capacitor
via for one board was 5 mm, while it was 50 mm for the
other board. The power plane, the SMA test port via, and the
capacitor via were modeled with the first principles formulation
for each board, and SMT capacitors were incorporated into
the CEMPIE extracted circuit using lumped series
Fig. 3. DC power-bus test geometries with an SMT decoupling capacitor
located either closely or remotely from the input port.
elements whose values were measured using an HP4291A
Impedance Analyzer with an SMT test fixture. The values of
the elements for the capacitor on board 1 were 1.57
nH, 8.14 nF, and 666 m , respectively, and the corresponding
values for the capacitor on board 2 were 1.57 nH, 8.62 nF, and
441 m . Both boards were modeled from 1 MHz to 2 GHz.
Comparisons between the modeling and measurements are
shown in Figs. 4 and 5. The input impedance was measured
with the HP4291A Impedance Analyzer (1 MHz–1.8 GHz).
The CEMPIE modeled results agree favorably with the mea-
surements for both cases over the entire frequency range from
1 MHz to 1.8 GHz.
III. PHYSICS OF GLOBAL VERSUS LOCAL DECOUPLING
A global decoupling capacitor is located remotely from an IC,
and effectively reduces power-bus noise in a certain frequency
band. An equivalent circuit model for the global decoupling is
shown in Fig. 6, where an IC source is modeled as an ideal cur-
rent source, and are the interconnect inductances asso-
ciated with the IC and a global decoupling capacitor, respec-
tively, is the capacitance of the global decoupling capacitor,
and all other power-bus structures are characterized as a
network that will in general be distributed. The noise voltage at
the output Port 2 due to the IC source at the input Port 1 is af-
fected by the ratio of to . At the frequen-
cies where , the noise current gen-
erated by the IC is inadequately bypassed by the global decou-
pling capacitor, in other words, the global decoupling capacitor
is ineffective. Since and are in series, the series resonant
frequency provides a rough estimate of the effective frequency
range for the global decoupling capacitor. The inductance
dominates the total series impedance and makes it increase at a
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Fig. 4. Comparison between the modeled and measured results for the dc
power-bus geometry shown in Fig. 3 with a closely spaced capacitor.
Fig. 5. Comparison between the modeled and measured results for the dc
power-bus geometry shown in Fig. 3 with a remotely spaced capacitor.
rate of 20 dB/dec, when the frequency is beyond the series res-
onant frequency. A local decoupling capacitor closely spaced to
an IC, on the other hand, can be tightly coupled to the power or
ground pin of the IC as a result of mutual inductance between
the vias of the IC and decoupling capacitor [9], [18]. The flux
linkage between the two vias enables the local decoupling ca-
pacitor to be effective far beyond its series resonant frequency.
This mutual inductance results from magnetic flux linkage be-
tween the power and ground planes due to currents on the vias
sharing a common area, as shown in Fig. 7. When there is a cur-
rent draw from the active device, the decoupling capacitor can
provide charge, acting as a local source. These currents, flowing
through the vias between the power and ground layers, generate
magnetic flux between the layers. There is a common area of
magnetic flux linkage from the vias to the edge of the board.
This mutual flux determines the mutual inductance between the
two vias, and the effectiveness of a decoupling capacitor closely
Fig. 6. Hybrid lumped/distributed model for a power-bus structure with a
global decoupling capacitor.
Fig. 7. Vias associated with a decoupling capacitor near an IC produce a region
of shared magnetic flux and a mutual inductance.
spaced to an IC. Since the flux linkage is due to the via por-
tions between the power and ground planes, the vias across the
power/ground layer should be placed in proximity to obtain suf-
ficient coupling. In the case illustrated in Fig. 7, these vias ex-
tend to the power plane. The mutual inductance is a function
of the IC/decoupling capacitor spacing, spacing of the power
and ground layers in the layer stackup, and the proximity of the
IC/decoupling capacitor pair to the PCB edge.
The CEMPIE approach was used to study the local decou-
pling effect, since all vertical vias, as well as planar structures,
can be included in the first principles formulation. The mod-
eling approach provides a straight-forward means of performing
various what-if scenarios. Modeling results can be generated,
and, thus, design guidelines can be developed for similar appli-
cations. A 6 9-inch two-layer PCB power-bus structure was
modeled using the CEMPIE approach. Power and ground were
modeled as two solid planes. The dielectric layer had a dielec-
tric constant of , and loss tangent of . As
shown in Fig. 8, 39 SMT decoupling capacitors were uniformly
distributed over the board on a 1-inch-grid for global decou-
pling. Adjacent to the input port either one or four local decou-
pling capacitors were placed. All SMT decoupling capacitors
were modeled with individual values of 0.01 F, and the para-
sitic inductance and resistance values for the capacitor package
used in the modeling were 820 pH and 120 m , respectively.
One end of each capacitor was modeled as a direct connection
to the ground plane. The other end was modeled as a via con-
nected to the power plane. The SMT capacitors were modeled
as lumped elements, and the via interconnects were modeled
in the first principles formulation. The input port was located
on the board with a spacing from the left and bottom edges
equal to 2 inches, as shown in Fig. 8. This port location was
chosen to avoid symmetry planes and certain board resonant lo-
cations, so that all modes of the parallel planes were excited.
All capacitor vias, as well as the input port, had diameters of 30
mils. Five ideal open-circuited probes were set as output ports,
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Fig. 8. Modeling structure for the local decoupling study.
and an average response calculated to avoid nongeneral cases.
The placement of these output probes was selected such that
the peak and null locations of the low-order board resonances
(within the frequency band of interest) could be avoided, and
major board areas were roughly represented. For the four local
decoupling capacitor case, all four capacitors were located on a
circle centered at the input port. This case with four symmetri-
cally located decoupling capacitors was studied as an approxi-
mate upper bound of the noise mitigation that could be expected
with local decoupling. The spacing between the local capacitors
and the input port, as well as the board thickness, varied, and the
effect of the local decoupling compared with the case without
local decoupling was quantified. The global decoupling capac-
itors were always included throughout the entire study.
The between input and output ports was calculated from
the modeling. A larger magnitude indicates more noise is
transferred from the effective current source at Port 1 to the
output at Port 2. Fig. 9 shows the modeled results for
the PCB structure shown in Fig. 8 between the input port and
output port 1. The thickness of the board was 44 mils, and one
local decoupling capacitor was present. The local decoupling is
compared in Fig. 9 with the case of only uniformly distributed
global decoupling. The cases with four local decoupling capac-
itors (also between the input port and output port 1) are shown
in Fig. 10. The parameter in both figures denotes the spacing
between the input port and the local decoupling capacitor vias.
These two figures indicate that the local decoupling did ex-
hibit lower magnitudes than the case without local decoupling,
and the decrease in magnitude was approximately frequency-in-
dependent over the entire frequency range from 100 MHz to
2 GHz. The also decreased with decreased spacing be-
tween the local decoupling capacitor(s) and the input port. Fur-
ther, the number of the local decoupling capacitors greatly im-
pacted the local effect, due to the mutual inductive coupling be-
tween multiple vias being much stronger than the coupling be-
tween two vias.
As discussed previously, the local decoupling effect results
from the mutual inductance between two closely spaced vias. A
hybrid lumped/distributed model for the PCB structure shown in
Fig. 8 can be constructed as shown in Fig. 11(a). In the model,
Fig. 9. Modeled results for a 44-mil-thick PCB with one local decoupling
capacitor.
Fig. 10. Modeled results for a 44-mil-thick PCB with four local decoupling
capacitors.
is the self inductance of the via associated with the input
port, and is the portion of the self inductance of the via be-
tween the planes associated with the local decoupling capacitor
adjacent to the input port, is the remaining inductance of
the interconnect to the capacitor package and its parasitics,
is the mutual inductance between the two vias associated with
the flux linkage between the planes, and is the value of the
local decoupling capacitor. The network embodies the re-
maining PCB behavior, lumped and distributed, including the 39
global decoupling capacitors. Only one local decoupling capac-
itor is assumed for the present discussion. At the high frequen-
cies of interest, the impedance of the SMT capacitor is dom-
inated by the interconnect inductance rather than capacitance,
and the impedance is negligible relative to the induc-
tive impedance. The mutual inductance can be transformed to
a T-network, and the equivalent circuit shown in Fig. 11(b) re-
sults. The input port is connected to an ideal current source
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(the injected noise current), and the output port is an open-cir-
cuited pair of terminals with a voltage . The between the
input and output ports is expressed with and as
(16)
If the current flowing into Port 1 of the network is desig-
nated as as shown in Fig. 11(b), the voltages and can
be obtained from the definition of -parameters as
(17)
(18)
where and are the parameters of the two-port net-
work. Further, is related to as
(19)
Substituting (17) into (19) gives
(20)
Then, using (16), (18), and (20), the of the total PCB struc-
ture that relates to is
(21)
In (21), is the distributed self impedance of the network
for the power-bus structure, when the output port is open. If
is smaller than , the change (in dB) due to
the mutual inductance is approximately frequency independent
as is the case illustrated in Figs. 9 and 10. In general, at high
frequencies, the magnitude of the impedance of a power-bus
is lower than that of an SMT capacitor interconnect
. Then, the mutual inductance is working as a current divider
at these high frequencies. For a noise current generated at the
input port, only a portion of it can be transfered to the output
port due to the mutual inductance, thus resulting in a smaller
noise voltage at the output port. The change of the (in
dB) is determined by the value of this mutual inductance, rather
than frequency. For a fixed board thickness, the closer the local
capacitor is placed, the larger the mutual inductance, and the
lower the magnitude.
If the closely spaced vias for the IC/capacitor pair have the
same diameters, then
(22)
where is the coupling coefficient. Using (22) in (21), and as-
suming , then
(23)
is the portion of the SMT inductance due to the via and
interconnect above the power/ground layer that connects to
the capacitor package, and can be significant for a PCB with
many layers or interior power/ground layers. When is
considerably greater than , the noise mitigation benefits
of local decoupling is negligible. In other words, minimum
Fig. 11. (a) Hybrid lumped/distributed model for the power-bus structure
shown in Fig. 8. (b) Equivalent circuit at high frequencies.
interconnect inductance above the power/ground plane pair
(eliminating traces between the via and bonding pads, small
package parasitics, etc.) is still required to achieve the potential
local decoupling benefits. Equation (23) also indicates that a
thinner power/ground plane pair will have less significant local
decoupling effects because of a smaller value. The focus in
this paper is the case where is dominant.
Equation (23) is based on the assumption that is smaller
than . To check this assumption, the test geometry
shown in Fig. 8 without the local decoupling capacitors and the
input port was modeled using the CEMPIE approach. and
for the vias with a radius of 15 mils are approximately 1.35
nH for a 44-mil layer thickness, based on our experimental ex-
perience. was 0.82 nH in the modeling discussed previously.
Then, , the magnitude of the input impedance looking into
the center of the local capacitor/input port pair when no vertical
vias associated with the pair were present, was calculated, and
is compared with in Fig. 12. At most frequencies
of interest, is significantly less than except at
some resonant peaks. The peaks render errors when using
(23) at the corresponding frequencies. However, since an overall
performance of local decoupling in a broad frequency band is
of interest, rather than that at some specific frequencies, (23)
is still valid for estimating the average change. The im-
perfect frequency independence of the change shown in
Figs. 9 and 10 can be attributed to the frequency-dependent be-
havior of , possibly as well as small frequency dependence
of .
IV. DESIGN CURVES
The decrease (in dB) due to local decoupling is ap-
proximately frequency-independent in the frequency range of
interest from 100 MHz to 2 GHz. Therefore, an average magni-
tude difference with regard to a baseline case, without local de-
coupling, over all the frequency points can be used to quantify
the local decoupling effect. This average was also taken over
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Fig. 12. Comparison of jZ j and !(L + L ).
the five output ports shown in Fig. 8. Equation (23) indicates
that changes in due to local decoupling are relatively in-
dependent of the output port location. This conclusion has been
corroborated with modeling results. The simple averaging tech-
nique used here relates a value of noise voltage decrease on the
power/ground plane pair for a given noise current to the SMT
decoupling capacitor location. It thus provides a feasible way
of quantifying the noise mitigation effects of local decoupling
based on geometrical parameters. Several cases with different
spacing between the input port and local decoupling capaci-
tors, as well as different layer spacings between the power and
ground planes, were considered with the CEMPIE modeling.
The average difference (in dB) was calculated, and design
curves based on these results were generated. These curves can
be used to quatify the noise mitigation effects of local decou-
pling for a given power-bus geometry, and to weigh compro-
mises between the benefits from local decoupling and the con-
sequent impact on routing flexibility near IC chips.
Both self and mutual inductances are functions of via radius
and board size, however, the variation of the inductance values
is negligible when the ratio of the board size to the via radius
is sufficiently large [30]. This is the case for the geometries
modeled herein for the purpose of developing design curves,
as well as most practical PCB designs. The inductance value
varies with respect to via location on the PCB as well. However
this change is insignificant in most of the board region except
for the small areas in proximity to board edges [31]. Further,
the ratio of the inductances, rather than the inductance values,
determines the decrease as seen in (23), which renders
the inductance value change less significant. A via inductance
extraction procedure was used to verify this. The self and mu-
tual inductances associated with vias between power and ground
planes was calculated with this procedure [30], [32]. Thus, the
decrease in dB can also be estimated using (21) by cal-
culating and directly, with the assumed to be zero.
Different input port/local decoupling pair locations were studied
using this via inductance extraction procedure, and all calcu-
lated decrease values were within 1 dB of the rigorous
modeling presented in this paper. Therefore, the results obtained
from the board geometry of Fig. 8 should provide a good esti-
mate of the local decoupling effect for general DC power-bus
designs. The limiting factor in determining the reduction
resulting from the mutual inductance between IC and SMT de-
coupling capacitor vias is , the portion of the package and
interconnect inductance excluding the via between the power
and ground layers. The value of was set to a small number
(820 pH, a typical value of package parasitic inductance) in this
paper, since the objective was to quantify the maximum ben-
efit that can be achieved by employing decoupling capacitors in
proximity to ICs. In practice, a larger is often the case since
it also includes the portion of the vias above the power/ground
plane pair and any other interconnect parasitics (such as a trace
length) to the SMT capacitor package. The benefits of local de-
coupling due to mutual inductance from magnetic flux linkage
of vias between the planes is compromised by these parasitic
effects. The derived curves are then approximate upper bounds
that can be used for decoupling design, and assessing the poten-
tial benefits of a capacitor located close to an IC.
The average decrease due to local decoupling versus
the spacing between the local decoupling and the input port
is shown in Fig. 13 for five different power/ground layer
thicknesses. Three curves with the layer spacing of 30, 44,
and 60 mils were calculated from the test geometry shown in
Fig. 8. The modeled board material was FR-4 with a dielectric
constant of , and loss tangent of .
However, a smaller PCB with dimensions of 4 7 inches,
shown in Fig. 14, was also modeled to generate the other two
-decrease curves with layer spacings of 10 and 20 mils,
due to the increased computational burdon imposed by the
thinner layers. A denser mesh is needed for a thinner layer,
as required by the quasistatic approximation of the Green’s
functions applied in the CEMPIE formulation [21]. The board
material for the two PCBs was identical. Although five curves
were generated from two different test geometrices, they are
plotted on a single graph, to facilitate direct comparison. As
discussed previously, if is less than , the
difference (in dB) is approximately only a function of , ,
and , which does not change significantly with different
board sizes. This will be demonstrated.
For all five cases, both one and four local decoupling capac-
itor(s) on the board were considered. The four local capacitors
were symmetrically located on a circle centered at the input port.
In practical designs, it may not be possible to place capacitors
around an IC pin. Therefore, the modeled results, again, give an
approximate upper bound on the benefit that can be achieved
with local decoupling capacitors. The numerical value of each
data point is an average of the decrease over the entire fre-
quency band from 100 MHz to 2 GHz, and over the five output
ports as well. From Fig. 13, it is clear that the noise mitigation
effect of local decoupling is greater in a thicker power layer, and
that multiple local capacitors greatly enhance the decoupling ef-
fect. In the design phase, when the minimal spacing between a
local SMT decoupling capacitor and an IC chip is determined
after careful evaluation of other important issues such as routing
flexibility, PCB manufacturing, component assembly, etc., the
reduction of power-bus noise with the local decoupling can be
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Fig. 13. Decrease in jZ j versus spacing between the local decoupling and
the input port. (a) Four local SMT decoupling capacitors. (b) One local SMT
decoupling capacitor.
Fig. 14. A smaller PCB for the local decoupling study with 10- and 20-mil
layer thickness.
estimated using the curves shown in Fig. 13, provided that the
layer spacing has already been determined. If several dB of re-
Fig. 15. Decrease in jZ j versus power/ground layer thickness. (a) Four local
SMT decoupling capacitors. (b) One local SMT decoupling capacitor.
duction is achievable, locating the decoupling capacitor(s) in
proximity to an IC is beneficial. Otherwise locating the decou-
pling capacitor(s) where minimal inductance interconnects to
the power/ground layers can be achieved is sufficient.
Fig. 15 shows the decrease due to local decoupling
versus layer thickness. The data replotted in this format is par-
ticularly useful for interpolating the board thickness. It is worth
noting again, that the noise mitigation benefits of a local SMT
decoupling capacitor extend over a very wide frequency range,
well beyond the series resonant frequency limiting the effective-
ness of a globally placed decoupling capacitor. The minimum
spacing between decoupling capacitor(s) and an IC is limited
by the issues of trace routing, component assembly, etc. In prac-
tical designs, the number of PCB layers and layer stackup that
dictates power/ground pair spacing is related to other consid-
erations as well. The results in this paper impact PCB designs
with layer stackups that dictate a power/ground layer separation
in excess of 30 mils. In particular, these boards will be predom-
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Fig. 16. The effect of PCB board size on local decoupling.
inantly 4-layer boards with a power/ground core, and 6-layer
boards with four layers for routing impedance controlled signal
lines. In both cases, the separation of the power and ground
layers will be 30–40 mils for a standard 60–65 mil board thick-
ness. In these cases, power-bus noise mitigation benefits from
local decoupling capacitors can be achieved. However, from
both an SI and EMI perspective, the thinnest power/ground layer
achievable is best. In particular, power and ground layer separa-
tions of 4 mils and less are superior for power-bus noise mitiga-
tion, and impact both SI and EMI [33]–[35]. As new technolo-
gies and manufacturing techniques advance, submil separation
will be achievable in practical designs. The impedance looking
into the planes is then reduced, and, for a given current draw,
the noise voltage resulting on the planes is directly proportional
to the thickness. For multilayer PCBs with many layers, e.g.,
10-layer boards, a thin power/ground layer pair can be imple-
mented. In this case, there is little noise mitigation benefit from
local decoupling. The generated design curves in Figs. 13 and
15 provide a means of estimating the local decoupling effect for
a given layer spacing and proximity of the SMT capacitor to the
IC, and thus helps to quatify tradeoffs between various design
considerations.
Equation (21) indicates that the decrease (in dB) due
to local decoupling is only a function of inductances associ-
ated with the local decoupling capacitor and its adjacent IC
device, if the board-related parameter is much less than
. This implies that PCB size should not signifi-
cantly impact the local decoupling effect. In order to demon-
strate this, two -decrease curves for the same layer thick-
ness of 30 mils, where all PCB features were rigorously mod-
eled using the CEMPIE formulation, were generated from the
two different PCB geometries shown in Figs. 8 and 14. These
curves for the decrease for the two different size boards are
shown in Fig. 16. It is clear that the effect of board size is rela-
tively insignificant. The difference between the results from the
two boards of differing dimensions is less than 0.35 dB. Since
a smaller PCB tends to have a larger input impedance, namely
a larger , the decrease in dB is then a little bit smaller
according to (21), as demonstrated in Fig. 16. As discussed be-
fore, the board size may change the inductance values by a small
amount as well. This change also contributes to the small differ-
ence between the smaller and larger PCBs. With the PCB size
large enough, both and the inductance-value change is too
small to affect the results.
V. CONCLUSION
The location of an SMT decoupling capacitor relative to
an IC can impact the noise performance of the DC power-bus
for certain PCB stackup configurations. Local decoupling can
effectively reduce high-frequency power-bus noise for thick
power/ground layer separations, which can not be mitigated
by adding global decoupling capacitors. The noise mitigation
benefits of local decoupling were quantified with a numerical
modeling approach. The phenomenon was physically explained
by mutual inductive coupling between closely spaced vias as
a result of magnetic flux linkage between power and ground
layers. The benefits from local decoupling were quantified as
a function of capacitor/IC spacing, and power/ground layer
thickness. The results presented are intended to impact PCB
designs where the layer spacing of the power/ground plane pair
is in excess of 30 mils, in particular 4-layer PCBs with a core,
and 6-layer PCBs with four impedance controlled signal layers.
For boards with more layers, achieving the lowest power-bus
impedance seen looking into the planes by minimizing the
separation of power and ground layers is best.
Placing decoupling capacitors adjacent to ICs may be bene-
ficial in reducing high-frequency power-bus noise; however, it
also imposes some difficulties for signal routing near the ICs,
especially for some BGA packaging techniques where the balls
are uniformly distributed over the package footprint, and no
room beneath the ICs is available. Tradeoffs need to be eval-
uated carefully. For a thick power layer typically 30 mils or
greater, the noise mitigation benefits of local decoupling are
more significant, but may come at the expense of routing flexi-
bility. Design curves presented in this work can be used to facil-
itate making these types of tradeoffs. However, for a thin power
layer typically 10 mils or less, the noise mitigation effects of
local decoupling are minimal, and the SMT decoupling capaci-
tors can be placed anywhere on the PCB where space is available
and minimum self inductance associated with the interconnects
can be achieved.
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